

P-channel enhancement mode vertical D-MOS transistor

BSP230

FEATURES

- Direct interface to C-MOS, TTL, etc.
- High speed switching
- No secondary breakdown.

APPLICATIONS


- Intended for use as a Line current interruptor in telephone sets and for applications in relay, high speed and line transformer drivers.

DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a SOT223 plastic SMD package.

PINNING - SOT223

| PIN | SYMBOL | DESCRIPTION |
|-----|--------|-------------|
| 1 | g | gate |
| 2 | d | drain |
| 3 | s | source |
| 4 | d | drain |



CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|------------|----------------------------------|---|------|----------|----------|
| V_{DS} | drain-source voltage (DC) | | - | -300 | V |
| V_{GS0} | gate-source voltage (DC) | open drain | - | ± 20 | V |
| V_{GSth} | gate-source threshold voltage | $I_D = -1 \text{ mA}; V_{DS} = V_{GS}$ | -1.7 | -2.55 | V |
| I_D | drain current (DC) | | - | -210 | mA |
| R_{DSon} | drain-source on-state resistance | $I_D = -170 \text{ mA}; V_{GS} = -10 \text{ V}$ | - | 17 | Ω |
| P_{tot} | total power dissipation | up to $T_{amb} = 25 \text{ }^\circ\text{C}$ | - | 1.5 | W |

P-channel enhancement mode vertical D-MOS transistor

BSP230

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|-----------|--------------------------------|---|------|-------|------|
| V_{DS} | drain-source voltage (DC) | | – | –300 | V |
| V_{GSO} | gate-source voltage (DC) | open drain | – | ±20 | V |
| I_D | drain current (DC) | | – | –210 | mA |
| I_{DM} | peak drain current | | – | –0.75 | A |
| P_{tot} | total power dissipation | up to $T_{amb} = 25\text{ °C}$; note 1 | – | 1.5 | W |
| T_{stg} | storage temperature | | –65 | +150 | °C |
| T_j | operating junction temperature | | – | 150 | °C |

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
|---------------|---|------------|-------|------|
| $R_{th\ j-a}$ | thermal resistance from junction to ambient | note 1 | 83.3 | K/W |

Note to the “Limiting values” and “Thermal characteristics”

1. Device mounted on an epoxy printed-circuit board, $40 \times 40 \times 1.5\text{ mm}$; mounting pad for drain lead minimum 6 cm^2 .

CHARACTERISTICS

$T_j = 25\text{ °C}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---|----------------------------------|--|------|------|-------|----------|
| $V_{(BR)DSS}$ | drain-source breakdown voltage | $V_{GS} = 0$; $I_D = -10\text{ }\mu\text{A}$ | –300 | – | – | V |
| V_{GSth} | gate-source threshold voltage | $V_{DS} = V_{GS}$; $I_D = -1\text{ mA}$ | –1.7 | – | –2.55 | V |
| I_{DSS} | drain-source leakage current | $V_{GS} = 0$; $V_{DS} = -240\text{ V}$ | – | – | –100 | nA |
| I_{GSS} | gate leakage current | $V_{GS} = \pm 20\text{ V}$; $V_{DS} = 0$ | – | – | ±100 | nA |
| R_{DSon} | drain-source on-state resistance | $V_{GS} = -10\text{ V}$; $I_D = -170\text{ mA}$ | – | – | 17 | Ω |
| $ y_{fs} $ | forward transfer admittance | $V_{DS} = -25\text{ V}$; $I_D = -170\text{ mA}$ | 100 | – | – | mS |
| C_{iss} | input capacitance | $V_{GS} = 0$; $V_{DS} = -25\text{ V}$; $f = 1\text{ MHz}$ | – | 60 | 90 | pF |
| C_{oss} | output capacitance | $V_{GS} = 0$; $V_{DS} = -25\text{ V}$; $f = 1\text{ MHz}$ | – | 15 | 30 | pF |
| C_{rss} | reverse transfer capacitance | $V_{GS} = 0$; $V_{DS} = -20\text{ V}$; $f = 1\text{ MHz}$ | – | 5 | 15 | pF |
| Switching times (see Figs 2 and 3) | | | | | | |
| t_{on} | turn-on time | $V_{GS} = 0$ to -10 V ; $V_{DD} = -50\text{ V}$; $I_D = -250\text{ mA}$ | – | 5 | 10 | ns |
| t_{off} | turn-off time | $V_{GS} = -10$ to 0 V ; $V_{DD} = -50\text{ V}$; $I_D = -250\text{ mA}$ | – | 15 | 30 | ns |

P-channel enhancement mode
vertical D-MOS transistor

BSP230




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.





Fig.4 Power derating curve.







$\delta = 0.01$.
 $T_{amb} = 25\text{ }^{\circ}\text{C}$.
(1) $R_{DS(on)}$ limitation.

Fig.5 DC SOAR.




P-channel enhancement mode
vertical D-MOS transistor

BSP230



P-channel enhancement mode
vertical D-MOS transistor

BSP230



P-channel enhancement mode vertical D-MOS transistor

BSP230

